


## Sync Generator Circuitry



NOTICE TO ALL PERSONS RECEIVING THIS DRAWING  
CONFIDENTIAL - Reproduction prohibited without the  
specific written permission of Atari, Inc., Sunnyvale, CA.  
This drawing is the property of Atari, Inc. It may not be copied, nor  
reduced nor increased in size, nor otherwise altered, nor may it be  
transferred, given away or loaned to another person, nor may it be  
any right to reproduce this drawing or any part thereof, in whole or in part, be granted to anyone, except  
for manufacture under the corporation's written  
license. No right to use this drawing is granted or  
the subscriber thereto unless by written agreement  
with or written permission from the corporation.




Sheet 1, Side B


## WARLORDS™

Sync Generator  
MPU  
Address Decoder  
RAM  
ROM  
Power Input

Section of 036434-01 B



## Microprocessor




## Watch Dog Reset

The reset counter in the microprocessor control circuitry is a 4-bit decade counter, B5. The QD output of this counter is the RESET signal to the MPU. Counter B5 counts how many times the VBLANK signal changes states. On every low-to-high transition of VBLANK, the counter advances to the next count in its sequence. Meanwhile, the WATCHDOG signal, generated by the MPU at various times during its normal sequence of instructions, is resetting the counter back to zero.


If for some reason, the MPU program strays from its intended instruction sequence and the WATCHDOG signal does not occur before this counter counts up to a point where the QD output goes high, a RESET signal is generated to the MPU. The RESET signal causes the MPU to restart its instruction sequences from the beginning of the program.

## Address Decoder




The MPU address decoding circuitry turns on or enables the appropriate game circuitry (i.e., RAM, ROM, latches, etc.) at the correct time, so that information can be transferred back and forth between the game circuitry and the MPU.

## Power Input Circuitry




## ROM Circuitry



## RAM Circuitry

The MPU uses RAM memory to temporarily store information which it will later recall. The MPU is capable of writing (putting data into) the RAM and then later reading (pulling data out of) the RAM, via address bus AB0-AB9 and bidirectional data bus DB0-DB7.



MEMORY MAP										FUNCTION
HEXA-DECIMAL ADDRESS	R/W	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0000-03FF		D	D	D	D	D	D	D	D	Program RAM
0400-07BF		D	D	D	D	D	D	D	D	Playfield RAM
07C0-07CF		D	D	D	D	D	D	D	D	Picture Code
07D0-07DF		D	D	D	D	D	D	D	D	Vert. Position
07E0-07EF		D	D	D	D	D	D	D	D	Horiz. Position
0800	R	D								1 Player Cost
	R		D							2-4 Player Cost
	R			D						High-Score Music
					D					Foreign Language
0801	R	D				D	D	D	D	No. of Coins Per Credit
	R		D			D	D	D	D	Right Coin Mech
	R			D			D	D	D	Left Coin Mech
					D		D	D	D	Bonus Coin Adder
0C00	R	D	D	D	D	D	D	D	D	Upright/Cocktail VBLANK Self-Test Switch
0C01	R	D	D	D	D	D	D	D	D	Left Coin Switch
	R		D			D	D	D	D	Center Coin Switch
	R			D			D	D	D	Right Coin Switch
					D		D	D	D	Slam Switch
						D	D	D	D	Player Start (PS4)
							D	D	D	Player Start (PS3)
								D	D	Player Start (PS2)
									D	Player Start (PS1)
1000-100F	D	D	D	D	D	D	D	D	D	Custom Audio Chip
1800	W	D								IRQ Reset
1C00	W	D								Right Coin Counter
1C01	W	D								Center Coin Counter
1C02	W	D								Left Coin Counter
1C03	W	D								LED 1
1C04	W	D								LED 2
1C05	W	D								LED 3
1C06	W	D								LED 4
4000	W									Watchdog
5000-7FFF	R	D	D	D	D	D	D	D	D	Program ROM